18191254. DEVICE AND METHOD TO MINIMIZE OFF-CHIP ACCESS BETWEEN HOST AND PERIPHERALS simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)

From WikiPatents
Revision as of 05:05, 26 April 2024 by Wikipatents (talk | contribs) (Creating a new page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

DEVICE AND METHOD TO MINIMIZE OFF-CHIP ACCESS BETWEEN HOST AND PERIPHERALS

Organization Name

SAMSUNG ELECTRONICS CO., LTD.

Inventor(s)

SEONGWOOK Park of Suwon-si (KR)

DEOK JAE Oh of Suwon-si (KR)

YOUNGSAM Shin of Suwon-si (KR)

YEONGON Cho of Suwon-si (KR)

YONGMIN Tai of Suwon-si (KR)

DEVICE AND METHOD TO MINIMIZE OFF-CHIP ACCESS BETWEEN HOST AND PERIPHERALS - A simplified explanation of the abstract

This abstract first appeared for US patent application 18191254 titled 'DEVICE AND METHOD TO MINIMIZE OFF-CHIP ACCESS BETWEEN HOST AND PERIPHERALS

Simplified Explanation

The abstract describes a patent application for a near-memory processing unit that compresses a page in normal memory space when receiving a swap-out command from a host. The compressed page is stored in a previously allocated compressed memory space, and an entry corresponding to the compressed page is generated and inserted into an entry tree.

  • The near-memory processing unit compresses pages in normal memory space upon receiving a swap-out command.
  • The compressed pages are stored in a pre-allocated compressed memory space.
  • Entries corresponding to the compressed pages are generated and inserted into an entry tree.

Potential Applications

The technology could be applied in:

  • Data centers for efficient memory management.
  • Virtual memory systems to optimize memory usage.

Problems Solved

This technology addresses:

  • Memory space optimization.
  • Faster data retrieval and storage.

Benefits

The benefits of this technology include:

  • Reduced memory usage.
  • Improved system performance.

Potential Commercial Applications

This technology could be commercially applied in:

  • Cloud computing services.
  • High-performance computing systems.

Possible Prior Art

One possible prior art for this technology could be:

  • Memory compression techniques used in virtual memory systems.

Unanswered Questions

How does this technology impact overall system latency?

The abstract does not provide information on the impact of this technology on system latency. Further research or testing may be needed to determine if there are any latency issues associated with the implementation of this technology.

What are the potential security implications of compressing and storing data in a compressed memory space?

The abstract does not address the potential security implications of compressing and storing data in a compressed memory space. It would be important to investigate if there are any security risks or vulnerabilities associated with this process.


Original Abstract Submitted

A near-memory processing unit is configured to compress a page present in a normal memory space of a memory when receiving a swap-out command from a host, allocate a memory area in which the compressed page is to be stored in a compressed memory space which is a memory area previously allocated by the host, copy the compressed page into the allocated memory area, generate an entry corresponding to the compressed page, and insert the generated entry into an entry tree.