18148969. ARRAY SUBSTRATE AND DISPLAY PANEL simplified abstract (Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd.)

From WikiPatents
Revision as of 04:32, 16 April 2024 by Wikipatents (talk | contribs) (Creating a new page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

ARRAY SUBSTRATE AND DISPLAY PANEL

Organization Name

Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd.

Inventor(s)

Peng Wan of Shenzhen (CN)

Jianjian Ying of Shenzhen (CN)

ARRAY SUBSTRATE AND DISPLAY PANEL - A simplified explanation of the abstract

This abstract first appeared for US patent application 18148969 titled 'ARRAY SUBSTRATE AND DISPLAY PANEL

Simplified Explanation

The present application describes an array substrate and a display panel with a connecting area between a display area and a fanout area. The connecting area contains connecting lines and coupling lines, with overlapping areas between them negatively correlated with resistances of fanout lines connected to the connecting lines.

  • The array substrate includes a connecting area with connecting lines and coupling lines.
  • Overlapping areas between the connecting lines and coupling lines affect the resistances of fanout lines.
  • The design aims to optimize the electrical connections within the display panel.

Potential Applications

The technology described in this patent application could be applied in the manufacturing of high-resolution display panels for electronic devices such as smartphones, tablets, and televisions.

Problems Solved

This innovation addresses the challenge of optimizing the electrical connections in display panels, ensuring efficient performance and high image quality.

Benefits

The optimized design of the array substrate and display panel leads to improved electrical connectivity, enhancing the overall performance and reliability of the display panel.

Potential Commercial Applications

"Optimized Electrical Connections in Display Panels: Enhancing Performance and Reliability"

Possible Prior Art

There may be prior art related to the optimization of electrical connections in display panels, but specific examples are not provided in this patent application.

Unanswered Questions

How does this technology compare to existing methods of optimizing electrical connections in display panels?

The patent application does not provide a direct comparison with existing methods or technologies in the field.

What specific electronic devices could benefit the most from this technology?

The patent application does not specify which electronic devices would benefit the most from the optimized electrical connections in display panels.


Original Abstract Submitted

The present application provides an array substrate and a display panel. A connecting area is located between a display area and a fanout area. A plurality of connecting lines and a plurality of coupling lines are located in the connecting area. Overlapping areas between the plurality of connecting lines and the plurality of coupling lines are negatively correlated with resistances of a plurality of fanout lines electrically connected to the plurality of connecting lines.