18076932. MEMORY DEVICE AND REFRESH METHOD THEREOF simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)

From WikiPatents
Jump to navigation Jump to search

MEMORY DEVICE AND REFRESH METHOD THEREOF

Organization Name

SAMSUNG ELECTRONICS CO., LTD.

Inventor(s)

JONGPIL Son of Suwon-si (KR)

MEMORY DEVICE AND REFRESH METHOD THEREOF - A simplified explanation of the abstract

This abstract first appeared for US patent application 18076932 titled 'MEMORY DEVICE AND REFRESH METHOD THEREOF

Simplified Explanation

The abstract of the patent application describes a memory device that includes a first memory cell array with two rows and a self-refresh circuit. The self-refresh circuit controls the refresh process based on signals received. It refreshes the first row in response to a self-refresh entry signal and stops refreshing the second row after refreshing the first row in response to a self-refresh exit signal.

  • The memory device has a first memory cell array with two rows.
  • A self-refresh circuit is included to control the refresh process.
  • Refreshing is triggered by a self-refresh entry signal.
  • The second row is stopped from refreshing after the first row is refreshed in response to a self-refresh exit signal.

Potential applications of this technology:

  • Memory devices in electronic devices such as smartphones, tablets, and computers.
  • Storage systems in data centers and servers.

Problems solved by this technology:

  • Efficient memory refresh process without the need for external intervention.
  • Ensures data integrity and reliability by refreshing memory cells.

Benefits of this technology:

  • Improved power efficiency by selectively refreshing memory rows.
  • Enhanced memory performance by reducing the time required for refresh operations.
  • Increased data reliability by ensuring memory cells are refreshed regularly.


Original Abstract Submitted

A memory device is provided. The memory device includes: a first memory cell array including a first row and a second row; and a self-refresh circuit configured to control refresh in response to a first self-refresh entry signal, and stop refresh of the second row after refreshing the first row in response to a self-refresh exit signal.