View source for International business machines corporation (20240119013). COMBINING PERIPHERAL COMPONENT INTERFACE EXPRESS PARTIAL STORE COMMANDS ALONG CACHE LINE BOUNDARIES simplified abstract

=COMBINING PERIPHERAL COMPONENT INTERFACE EXPRESS PARTIAL STORE COMMANDS ALONG CACHE LINE BOUNDARIES=


==Organization Name==

[[:Category:international business machines corporation|international business machines corporation]]


[[Category:international business machines corporation]]

==Inventor(s)==

[[:Category:SASCHA Junghans of AMMERBUCH (DE)|SASCHA Junghans of AMMERBUCH (DE)]][[Category:SASCHA Junghans of AMMERBUCH (DE)]]

[[:Category:MATTHIAS Klein of POUGHKEEPSIE NY (US)|MATTHIAS Klein of POUGHKEEPSIE NY (US)]][[Category:MATTHIAS Klein of POUGHKEEPSIE NY (US)]]

[[:Category:JULIAN Heyne of STUTTGART (DE)|JULIAN Heyne of STUTTGART (DE)]][[Category:JULIAN Heyne of STUTTGART (DE)]]

[[:Category:NORBERT Hagspiel of TUEBINGEN (DE)|NORBERT Hagspiel of TUEBINGEN (DE)]][[Category:NORBERT Hagspiel of TUEBINGEN (DE)]]

[[:Category:FAHMIYAH Samad of STUTTGART (DE)|FAHMIYAH Samad of STUTTGART (DE)]][[Category:FAHMIYAH Samad of STUTTGART (DE)]]

[[:Category:ANANTH Garikapati of STUTTGART (DE)|ANANTH Garikapati of STUTTGART (DE)]][[Category:ANANTH Garikapati of STUTTGART (DE)]]

==COMBINING PERIPHERAL COMPONENT INTERFACE EXPRESS PARTIAL STORE COMMANDS ALONG CACHE LINE BOUNDARIES - A simplified explanation of the abstract==


This abstract first appeared for US patent application 20240119013 titled 'COMBINING PERIPHERAL COMPONENT INTERFACE EXPRESS PARTIAL STORE COMMANDS ALONG CACHE LINE BOUNDARIES

==Simplified Explanation==

The patent application describes a method for combining PCIe partial store commands along cache line boundaries. Here is a simplified explanation of the abstract:

* Receiving multiple PCIe packets
* Splitting the packets along cache line boundaries to create partial store commands
* Combining sets of partial store commands to generate combined partial store commands aligned with cache line boundaries

**Potential Applications of this Technology:**

- High-performance computing systems
- Data centers
- Networking equipment

**Problems Solved by this Technology:**

- Efficient data transfer and processing
- Improved memory access
- Reduced latency

**Benefits of this Technology:**

- Enhanced system performance
- Optimized data handling
- Increased throughput

**Potential Commercial Applications of this Technology:**

* "Optimizing Data Processing in High-Performance Computing Systems"

**Possible Prior Art:**

There may be prior art related to optimizing data transfer and processing in computing systems, but specific examples are not provided in the abstract.

**Unanswered Questions:**

1. How does this method compare to existing techniques for combining PCIe commands?
2. Are there any limitations to the size or type of data that can be processed using this method?


==Original Abstract Submitted==

combining pcie partial store commands along cache line boundaries, including: receiving a plurality of peripheral component interface express (pcie) packets; splitting the plurality of pcie packets along cache line boundaries to generate a plurality of partial store commands; and combining one or more sets of partial store commands to generate one or more combined partial store commands aligned to the cache line boundaries.



[[Category:G06F13/16]]
[[Category:G06F13/40]]
[[Category:G06F13/42]]