View source for 17972681. Cooperative Instruction Prefetch on Multicore System simplified abstract (GOOGLE LLC)

=Cooperative Instruction Prefetch on Multicore System=


==Organization Name==

[[:Category:GOOGLE LLC|GOOGLE LLC]]


[[Category:GOOGLE LLC]]

==Inventor(s)==

[[:Category:Rahul Nagarajan of San Jose CA (US)|Rahul Nagarajan of San Jose CA (US)]][[Category:Rahul Nagarajan of San Jose CA (US)]]

[[:Category:Christopher Leary of Sunnyvale CA (US)|Christopher Leary of Sunnyvale CA (US)]][[Category:Christopher Leary of Sunnyvale CA (US)]]

[[:Category:Thejasvi Magudilu Vijayaraj of Santa Clara CA (US)|Thejasvi Magudilu Vijayaraj of Santa Clara CA (US)]][[Category:Thejasvi Magudilu Vijayaraj of Santa Clara CA (US)]]

[[:Category:Thomas James Norrie of San Jose CA (US)|Thomas James Norrie of San Jose CA (US)]][[Category:Thomas James Norrie of San Jose CA (US)]]

==Cooperative Instruction Prefetch on Multicore System - A simplified explanation of the abstract==


This abstract first appeared for US patent application 17972681 titled 'Cooperative Instruction Prefetch on Multicore System

==Simplified Explanation==

The abstract of the patent application describes a method, system, and apparatus for using an instruction prefetch pipeline architecture to improve performance in CPUs without the complexity of a full cache coherent solution.

* The architecture includes components such as instruction memory, instruction buffer, prefetch unit, and instruction router.
* These components are used to construct an instruction prefetch pipeline.
* The architecture aims to provide good performance without the complexity of a full cache coherent solution.
* The instruction prefetch pipeline helps in improving the efficiency of fetching instructions in CPUs.

==Potential Applications==
This technology can be applied in various areas where CPUs are used, including:

* Personal computers
* Servers
* Mobile devices
* Embedded systems
* Gaming consoles

==Problems Solved==
The technology addresses the following problems:

* Performance limitations in CPUs due to inefficient instruction fetching.
* Complexity associated with implementing a full cache coherent solution.
* Inefficient use of instruction memory and buffer.

==Benefits==
The use of this technology offers several benefits:

* Improved performance in CPUs by optimizing instruction fetching.
* Simplified architecture compared to a full cache coherent solution.
* Efficient utilization of instruction memory and buffer.
* Enhanced overall system performance and responsiveness.


==Original Abstract Submitted==

Aspects of the disclosure are directed to methods, systems, and apparatuses using an instruction prefetch pipeline architecture that provides good performance without the complexity of a full cache coherent solution deployed in conventional CPUs. The architecture can include components which can be used to construct an instruction prefetch pipeline, including instruction memory (TiMem), instruction buffer (iBuf), a prefetch unit, and an instruction router.



[[Category:G06F9/38]]