SEARCH RESULTS for assignor:"BENTLEY, STEVEN"

Showing 1 to 13 of 13 results

Reel/Frame

Last Update:

Patent(s)

(X0) 15651282: METHODS OF FORMING A NANO-SHEET TRANSISTOR DEVICE WITH A THICKER GATE STACK AND THE RESULTING DEVICE

(B1) 9: METHODS OF FORMING A NANO-SHEET TRANSISTOR DEVICE WITH A THICKER GATE STACK AND THE RESULTING DEVICE

Assignee(s)

Reel/Frame

Last Update:

Patent(s)

(X0) 15786164: METAL LAYER ROUTING LEVEL FOR VERTICAL FET SRAM AND LOGIC CELL SCALING

(A1) 20180145073: METAL LAYER ROUTING LEVEL FOR VERTICAL FET SRAM AND LOGIC CELL SCALING

Assignee(s)

Reel/Frame

Last Update:

Patent(s)

(A1) 20180138046: METHOD AND STRUCTURE TO CONTROL CHANNEL LENGTH IN VERTICAL FET DEVICE

(B2) 9: METHOD AND STRUCTURE TO CONTROL CHANNEL LENGTH IN VERTICAL FET DEVICE

(X0) 15351747: METHOD AND STRUCTURE TO CONTROL CHANNEL LENGTH IN VERTICAL FET DEVICE

(B1) 9: METHOD AND STRUCTURE TO CONTROL CHANNEL LENGTH IN VERTICAL FET DEVICE

Assignee(s)

Reel/Frame

Last Update:

Patent(s)

(X0) 15345644: METHODS OF FORMING GATE ELECTRODES ON A VERTICAL TRANSISTOR DEVICE

(A1) 20180130895: METHODS OF FORMING GATE ELECTRODES ON A VERTICAL TRANSISTOR DEVICE

(B2) 9: METHODS OF FORMING GATE ELECTRODES ON A VERTICAL TRANSISTOR DEVICE

Assignee(s)

Reel/Frame

Last Update:

Patent(s)

(X0) 15657659: METHODS OF FORMING NANOSHEET TRANSISTOR WITH DIELECTRIC ISOLATION OF SOURCE-DRAIN REGIONS AND RELATED STRUCTURE

(B1) 9: METHODS OF FORMING NANOSHEET TRANSISTOR WITH DIELECTRIC ISOLATION OF SOURCE-DRAIN REGIONS AND RELATED STRUCTURE

Assignee(s)

Reel/Frame

Last Update:

Patent(s)

(B2) 9: METHODS, APPARATUS AND SYSTEM FOR SELF-ALIGNED RETROGRADE WELL DOPING FOR FINFET DEVICES

(X0) 15274974: METHODS, APPARATUS AND SYSTEM FOR SELF-ALIGNED RETROGRADE WELL DOPING FOR FINFET DEVICES

(A1) 20180090391: METHODS, APPARATUS AND SYSTEM FOR SELF-ALIGNED RETROGRADE WELL DOPING FOR FINFET DEVICES

Assignee(s)

Reel/Frame

Last Update:

Patent(s)

(X0) 15268751: METHODS OF FORMING BOTTOM AND TOP SOURCE/DRAIN REGIONS ON A VERTICAL TRANSISTOR DEVICE

(A1) 20180083121: METHODS OF FORMING BOTTOM AND TOP SOURCE/DRAIN REGIONS ON A VERTICAL TRANSISTOR DEVICE

Assignee(s)

Reel/Frame

Last Update:

Patent(s)

(X0) 15268796: METHODS OF FORMING A VERTICAL TRANSISTOR DEVICE

(A1) 20180083136: METHODS OF FORMING A VERTICAL TRANSISTOR DEVICE

Assignee(s)

Reel/Frame

Last Update:

Patent(s)

(X0) 15793545: FORMATION OF BOTTOM JUNCTION IN VERTICAL FET DEVICES

(A1) 20180061993: FORMATION OF BOTTOM JUNCTION IN VERTICAL FET DEVICES

Assignee(s)

Reel/Frame

Last Update:

Patent(s)

(X0) 15241408: VERTICAL CHANNEL FIELD-EFFECT TRANSISTOR (FET) PROCESS COMPATIBLE LONG CHANNEL TRANSISTORS

(A1) 20180053843: VERTICAL CHANNEL FIELD-EFFECT TRANSISTOR (FET) PROCESS COMPATIBLE LONG CHANNEL TRANSISTORS

Reel/Frame

Last Update:

Patent(s)

(X0) 15785281: TRACK-DEPENDENT DECODING

(A1) 20180053527: TRACK-DEPENDENT DECODING

Reel/Frame

Last Update:

Patent(s)

(X0) 15224139: METHOD, APPARATUS, AND SYSTEM FOR REDUCING DOPANT CONCENTRATIONS IN CHANNEL REGIONS OF FINFET DEVICES

(A1) 20180033789: METHOD, APPARATUS, AND SYSTEM FOR REDUCING DOPANT CONCENTRATIONS IN CHANNEL REGIONS OF FINFET DEVICES

Assignee(s)

Reel/Frame

Last Update:

Patent(s)

(X0) 14476918: DIRECTED SELF-ASSEMBLY MATERIAL ETCH MASK FOR FORMING VERTICAL NANOWIRES

(A1) 20160071929: DIRECTED SELF-ASSEMBLY MATERIAL ETCH MASK FOR FORMING VERTICAL NANOWIRES

(B2) 9: DIRECTED SELF-ASSEMBLY MATERIAL ETCH MASK FOR FORMING VERTICAL NANOWIRES

Assignee(s)