SEARCH RESULTS for assignee:"VIA ALLIANCE SEMICONDUCTOR CO., LTD."

Showing 1 to 14 of 14 results

Share this

Reel/Frame

Last Update:

Patent(s)

(X0) 14889358: APPARATUS AND METHOD FOR PROGRAMMABLE LOAD REPLAY PRECLUSION

(A1) 20160350123: APPARATUS AND METHOD FOR PROGRAMMABLE LOAD REPLAY PRECLUSION

(B2) 1: APPARATUS AND METHOD FOR PROGRAMMABLE LOAD REPLAY PRECLUSION

Reel/Frame

Last Update:

Patent(s)

(X0) 15141776: METHODS AND APPARATUSES FOR GENERATING MACHINE CODE FOR DRIVING AN EXECUTION UNIT

(A1) 20170153849: METHODS AND APPARATUSES FOR GENERATING MACHINE CODE FOR DRIVING AN EXECUTION UNIT

(B2) 1: METHODS AND APPARATUSES FOR GENERATING MACHINE CODE FOR DRIVING AN EXECUTION UNIT

Reel/Frame

Last Update:

Patent(s)

(X0) 15160956: METHOD AND DEVICE FOR DISPLAYING GRAPHIC LAYERS

(A1) 20170154448: METHOD AND DEVICE FOR DISPLAYING GRAPHIC LAYERS

(B2) 1: METHOD AND DEVICE FOR DISPLAYING GRAPHIC LAYERS

Reel/Frame

Last Update:

Patent(s)

(X0) 15175429: METHODS FOR RDO (RATE-DISTORTION OPTIMIZATION) BASED ON FIT-CURVES AND APPARATUSES USING THE SAME

(A1) 20170324979: METHODS FOR RDO (RATE-DISTORTION OPTIMIZATION) BASED ON FIT-CURVES AND APPARATUSES USING THE SAME

(B2) 1: METHODS FOR RDO (RATE-DISTORTION OPTIMIZATION) BASED ON FIT-CURVES AND APPARATUSES USING THE SAME

Reel/Frame

Last Update:

Patent(s)

(X0) 15229529: MULTI-THREADING PROCESSOR AND A SCHEDULING METHOD THEREOF

(A1) 20170364361: MULTI-THREADING PROCESSOR AND A SCHEDULING METHOD THEREOF

(B2) 1: MULTI-THREADING PROCESSOR AND A SCHEDULING METHOD THEREOF

Reel/Frame

Last Update:

Patent(s)

(X0) 15270921: ELECTRONIC DEVICE WITH RECORDING FUNCTIONALITY AND METHOD FOR RECORDING THEREOF

(A1) 20170147426: ELECTRONIC DEVICE WITH RECORDING FUNCTIONALITY AND METHOD FOR RECORDING THEREOF

(B2) 1: ELECTRONIC DEVICE WITH RECORDING FUNCTIONALITY AND METHOD FOR RECORDING THEREOF

Reel/Frame

Last Update:

Patent(s)

(X0) 15333861: BRANCH PREDICTOR THAT USES MULTIPLE BYTE OFFSETS IN HASH OF INSTRUCTION BLOCK FETCH ADDRESS AND BRANCH PATTERN TO GENERATE CONDITIONAL BRANCH PREDICTOR INDEXES

(A1) 20180101385: BRANCH PREDICTOR THAT USES MULTIPLE BYTE OFFSETS IN HASH OF INSTRUCTION BLOCK FETCH ADDRESS AND BRANCH PATTERN TO GENERATE CONDITIONAL BRANCH PREDICTOR INDEXES

(B2) 1: BRANCH PREDICTOR THAT USES MULTIPLE BYTE OFFSETS IN HASH OF INSTRUCTION BLOCK FETCH ADDRESS AND BRANCH PATTERN TO GENERATE CONDITIONAL BRANCH PREDICTOR INDEXES

Reel/Frame

Last Update:

Patent(s)

(X0) 15270921: ELECTRONIC DEVICE WITH RECORDING FUNCTIONALITY AND METHOD FOR RECORDING THEREOF

(A1) 20170147426: ELECTRONIC DEVICE WITH RECORDING FUNCTIONALITY AND METHOD FOR RECORDING THEREOF

(B2) 1: ELECTRONIC DEVICE WITH RECORDING FUNCTIONALITY AND METHOD FOR RECORDING THEREOF

Reel/Frame

Last Update:

Patent(s)

(X0) 15338671: SYSTEM AND METHOD OF AUTOMATIC POWER CONTROL SYSTEM AND BIAS CURRENT CONTROL CIRCUIT

(A1) 20170366189: SYSTEM AND METHOD OF AUTOMATIC POWER CONTROL SYSTEM AND BIAS CURRENT CONTROL CIRCUIT

(B2) 1: SYSTEM AND METHOD OF AUTOMATIC POWER CONTROL SYSTEM AND BIAS CURRENT CONTROL CIRCUIT

Reel/Frame

Last Update:

Patent(s)

(X0) 15406837: INTERPOLATOR

(A1) 20180013411: INTERPOLATOR

(B2) 1: INTERPOLATOR

Reel/Frame

Last Update:

Patent(s)

(X0) 15510261: GRAPHICS PROCESSING SYSTEM AND POWER GATING METHOD THEREOF

(A1) 20170308145: GRAPHICS PROCESSING SYSTEM AND POWER GATING METHOD THEREOF

(B2) 1: GRAPHICS PROCESSING SYSTEM AND POWER GATING METHOD THEREOF

Assignor(s)

Reel/Frame

Last Update:

Patent(s)

(X0) 15665543: PROCESSOR WITH SECURE HASH ALGORITHM AND DIGITAL SIGNAL PROCESSING METHOD WITH SECURE HASH ALGORITHM

(A1) 20180375643: PROCESSOR WITH SECURE HASH ALGORITHM AND DIGITAL SIGNAL PROCESSING METHOD WITH SECURE HASH ALGORITHM

Reel/Frame

Last Update:

Patent(s)

(X0) 15685312: METHODS AND APPARATUSES FOR CALCULATING FP (FULL PRECISION) AND PP (PARTIAL PRECISION) VALUES

(A1) 20180373535: METHODS AND APPARATUSES FOR CALCULATING FP (FULL PRECISION) AND PP (PARTIAL PRECISION) VALUES

Reel/Frame

Last Update:

Patent(s)

(X0) 15685332: APPARATUSES FOR INTEGRATING ARITHMETIC WITH LOGIC OPERATIONS

(A1) 20180373536: APPARATUSES FOR INTEGRATING ARITHMETIC WITH LOGIC OPERATIONS