SEARCH RESULTS for assignee:"SK HYNIX MEMORY SOLUTIONS INC."

Showing 1 to 20 of 43 results

Reel/Frame

Last Update:

Patent(s)

(X0) 15219222: HIGH PERFORMANCE HOST QUEUE MONITOR FOR PCIE SSD CONTROLLER

(A1) 20170024333: HIGH PERFORMANCE HOST QUEUE MONITOR FOR PCIE SSD CONTROLLER

(B2) 1: HIGH PERFORMANCE HOST QUEUE MONITOR FOR PCIE SSD CONTROLLER

Reel/Frame

Last Update:

Patent(s)

(X0) 15432255: PERFORMANCE OPTIMIZATION IN SOFT DECODING OF ERROR CORRECTING CODES

(A1) 20170279467: PERFORMANCE OPTIMIZATION IN SOFT DECODING OF ERROR CORRECTING CODES

(B2) 1: PERFORMANCE OPTIMIZATION IN SOFT DECODING OF ERROR CORRECTING CODES

Reel/Frame

Last Update:

Patent(s)

(X0) 15433857: HYBRID SOFT DECODING ALGORITHM FOR MULTIPLE-DIMENSION TPC CODES

(A1) 20170279466: HYBRID SOFT DECODING ALGORITHM FOR MULTIPLE-DIMENSION TPC CODES

(B2) 1: HYBRID SOFT DECODING ALGORITHM FOR MULTIPLE-DIMENSION TPC CODES

Reel/Frame

Last Update:

Patent(s)

(X0) 15909702: PCIe VIRTUAL SWITCHES AND AN OPERATING METHOD THEREOF

(A1) 20180276161: PCIe VIRTUAL SWITCHES AND AN OPERATING METHOD THEREOF

Reel/Frame

Last Update:

Patent(s)

(X0) 15812472: MEMORY SYSTEM WITH DIAGNOSE COMMAND AND OPERATING METHOD THEREOF

(A1) 20180277236: MEMORY SYSTEM WITH DIAGNOSE COMMAND AND OPERATING METHOD THEREOF

Reel/Frame

Last Update:

Patent(s)

(X0) 15839244: Memory System with Latency Distribution Optimization and an Operating Method thereof

(A1) 20180275891: Memory System with Latency Distribution Optimization and an Operating Method thereof

Reel/Frame

Last Update:

Patent(s)

(X0) 15431554: SOFT DECODER PARAMETER OPTIMIZATION FOR PRODUCT CODES

(A1) 20170279465: SOFT DECODER PARAMETER OPTIMIZATION FOR PRODUCT CODES

(B2) 1: SOFT DECODER PARAMETER OPTIMIZATION FOR PRODUCT CODES

Reel/Frame

Last Update:

Patent(s)

(X0) 15460165: STATE-BASED DECODING OF PRODUCT CODES

(A1) 20180269905: STATE-BASED DECODING OF PRODUCT CODES

Reel/Frame

Last Update:

Patent(s)

(X0) 15356069: DATA MAPPING SCHEME FOR GENERALIZED PRODUCT CODES

(A1) 20180145705: DATA MAPPING SCHEME FOR GENERALIZED PRODUCT CODES

(B2) 1: DATA MAPPING SCHEME FOR GENERALIZED PRODUCT CODES

Reel/Frame

Last Update:

Patent(s)

(X0) 14694644: DISTRIBUTED DEDUPLICATION STORAGE SYSTEM WITH MESSAGING

(B1) 1: DISTRIBUTED DEDUPLICATION STORAGE SYSTEM WITH MESSAGING

Reel/Frame

Last Update:

Patent(s)

(X0) 15000614: METHODS OF SYSTEM OPTIMIZATION BY OVER-SAMPLING READ

(A1) 20160210124: METHODS OF SYSTEM OPTIMIZATION BY OVER-SAMPLING READ

(B2) 1: METHODS OF SYSTEM OPTIMIZATION BY OVER-SAMPLING READ

Reel/Frame

Last Update:

Patent(s)

(X0) 15174667: MODELING METHOD OF THRESHOLD VOLTAGE DISTRIBUTIONS

(A1) 20160358663: MODELING METHOD OF THRESHOLD VOLTAGE DISTRIBUTIONS

(B2) 1: MODELING METHOD OF THRESHOLD VOLTAGE DISTRIBUTIONS

Reel/Frame

Last Update:

Patent(s)

(X0) 14942726: HOT-COLD DATA SEPARATION METHOD IN FLASH TRANSLATION LAYER

(A1) 20160139812: HOT-COLD DATA SEPARATION METHOD IN FLASH TRANSLATION LAYER

(B2) 9: HOT-COLD DATA SEPARATION METHOD IN FLASH TRANSLATION LAYER

Reel/Frame

Last Update:

Patent(s)

(X0) 15184845: ENHANCED CHIP-KILL SCHEMES BY USING SUB-TRUNK CRC

(A1) 20160373132: ENHANCED CHIP-KILL SCHEMES BY USING SUB-TRUNK CRC

(B2) 9: ENHANCED CHIP-KILL SCHEMES BY USING SUB-TRUNK CRC

Reel/Frame

Last Update:

Patent(s)

(X0) 15346103: CYCLICALLY INTERLEAVED XOR ARRAY FOR ERROR RECOVERY

(A1) 20180129430: CYCLICALLY INTERLEAVED XOR ARRAY FOR ERROR RECOVERY

(B2) 9: CYCLICALLY INTERLEAVED XOR ARRAY FOR ERROR RECOVERY

Reel/Frame

Last Update:

Patent(s)

(X0) 15159331: TECHNIQUES FOR LOW COMPLEXITY TURBO PRODUCT CODE DECODING

(A1) 20170155407: TECHNIQUES FOR LOW COMPLEXITY TURBO PRODUCT CODE DECODING

(B2) 9: TECHNIQUES FOR LOW COMPLEXITY TURBO PRODUCT CODE DECODING

Reel/Frame

Last Update:

Patent(s)

(X0) 15143120: TEMPERATURE SENSING APPARATUS

(A1) 20160322976: TEMPERATURE SENSING APPARATUS

(B2) 9: TEMPERATURE SENSING APPARATUS

Reel/Frame

Last Update:

Patent(s)

(X0) 15184860: ENHANCED CHIP-KILL SCHEMES BY USING ECC SYNDROME PATTERN

(A1) 20160373137: ENHANCED CHIP-KILL SCHEMES BY USING ECC SYNDROME PATTERN

(B2) 9: ENHANCED CHIP-KILL SCHEMES BY USING ECC SYNDROME PATTERN

Reel/Frame

Last Update:

Patent(s)

(X0) 15353389: MEDIA QUALITY AWARE ECC DECODING METHOD SELECTION TO REDUCE DATA ACCESS LATENCY

(A1) 20180137003: MEDIA QUALITY AWARE ECC DECODING METHOD SELECTION TO REDUCE DATA ACCESS LATENCY

Reel/Frame

Last Update:

Patent(s)

(X0) 15345169: SEMICONDUCTOR MEMORY SYSTEM AND OPERATING METHOD THEREOF

(A1) 20180129809: SEMICONDUCTOR MEMORY SYSTEM AND OPERATING METHOD THEREOF