SEARCH RESULTS for last-update-date:[2018-08-09T00:00:00Z TO 2018-08-09T23:59:59Z]

Showing 1 to 20 of 6,241 results

Share this

Reel/Frame

Last Update:

Patent(s)

(X0) 15325555: DISPLAY PANEL AND DISPLAY DEVICE

(A1) 20180226429: DISPLAY PANEL AND DISPLAY DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15325728: METHOD OF MANUFACTURING SILICON CARBIDE EPITAXIAL WAFER

(A1) 20180226246: METHOD OF MANUFACTURING SILICON CARBIDE EPITAXIAL WAFER

Reel/Frame

Last Update:

Patent(s)

(X0) 15325756: PIXEL CIRCUIT AND DRIVING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

(A1) 20180226025: PIXEL CIRCUIT AND DRIVING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15325597: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

(A1) 20180226476: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15325597: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

(A1) 20180226476: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15325597: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

(A1) 20180226476: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15325597: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

(A1) 20180226476: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15325597: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

(A1) 20180226476: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15325597: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

(A1) 20180226476: ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15423747: CONFIGURING NVME DEVICES FOR REDUNDANCY AND SCALING

(A1) 20180225054: CONFIGURING NVME DEVICES FOR REDUNDANCY AND SCALING

Reel/Frame

Last Update:

Patent(s)

(X0) 15423715: AUTHENTICATION ON THIN CLIENTS USING INDEPENDENT DEVICES

(A1) 20180227296: AUTHENTICATION ON THIN CLIENTS USING INDEPENDENT DEVICES

Reel/Frame

Last Update:

Patent(s)

(X0) 15423741: GENERATING NON-CONGRUENT PATHS HAVING MINIMAL LATENCY DIFFERENCE IN A LOOP-FREE ROUTING TOPOLOGY HAVING ROUTING ARCS

(A1) 20180227218: GENERATING NON-CONGRUENT PATHS HAVING MINIMAL LATENCY DIFFERENCE IN A LOOP-FREE ROUTING TOPOLOGY HAVING ROUTING ARCS

Reel/Frame

Last Update:

Patent(s)

(X0) 15423776: INTELLIGENT ACTION RECOMMENDATION

(A1) 20180226069: INTELLIGENT ACTION RECOMMENDATION

Reel/Frame

Last Update:

Patent(s)

(X0) 15423737: DYNAMIC CRASH DETECTION AND DEBUGGING ASSISTANCE

(A1) 20180225191: DYNAMIC CRASH DETECTION AND DEBUGGING ASSISTANCE

Reel/Frame

Last Update:

Patent(s)

(X0) 15423778: CONDENSER

(A1) 20180224172: CONDENSER

Reel/Frame

Last Update:

Patent(s)

(X0) 15423731: CASE FLANGE WITH STRESS REDUCING FEATURES

(A1) 20180223691: CASE FLANGE WITH STRESS REDUCING FEATURES

Reel/Frame

Last Update:

Patent(s)

(X0) 15423703: SIGNAGE SYSTEMS AND MERCHANDISING DISPLAY ASSEMBLIES

(A1) 20180220812: SIGNAGE SYSTEMS AND MERCHANDISING DISPLAY ASSEMBLIES

Reel/Frame

Last Update:

Patent(s)

(X0) 15423712: DIGITAL LOW DROP-OUT REGULATOR

(A1) 20180224875: DIGITAL LOW DROP-OUT REGULATOR

Reel/Frame

Last Update:

Patent(s)

(X0) 15424418: PROGRAMMABLE WRITE WORD LINE BOOST FOR LOW VOLTAGE MEMORY OPERATION

(A1) 20180226111: PROGRAMMABLE WRITE WORD LINE BOOST FOR LOW VOLTAGE MEMORY OPERATION

Reel/Frame

Last Update:

Patent(s)

(X0) 15424278: STRUCTURE FEATURING FERROELECTRIC CAPACITANCE IN INTERCONNECT LEVEL FOR STEEP SUB-THRESHOLD COMPLEMENTARY METAL OXIDE SEMICONDUCTOR TRANSISTORS

(A1) 20180226415: STRUCTURE FEATURING FERROELECTRIC CAPACITANCE IN INTERCONNECT LEVEL FOR STEEP SUB-THRESHOLD COMPLEMENTARY METAL OXIDE SEMICONDUCTOR TRANSISTORS