SEARCH RESULTS for assignee:"micron technology"

Showing 1 to 20 of 532 results

Share this

Reel/Frame

Last Update:

Patent(s)

(X0) 15434395: EFFICIENT UTILIZATION OF MEMORY DIE AREA

(A1) 20180233197: EFFICIENT UTILIZATION OF MEMORY DIE AREA

(B2) 1: EFFICIENT UTILIZATION OF MEMORY DIE AREA

Reel/Frame

Last Update:

Patent(s)

(X0) 15342495: SOLID STATE TRANSDUCERS WITH STATE DETECTION, AND ASSOCIATED SYSTEMS AND METHODS

(A1) 20170125390: SOLID STATE TRANSDUCERS WITH STATE DETECTION, AND ASSOCIATED SYSTEMS AND METHODS

(B2) 1: SOLID STATE TRANSDUCERS WITH STATE DETECTION, AND ASSOCIATED SYSTEMS AND METHODS

Reel/Frame

Last Update:

Patent(s)

(X0) 15666320: PHASE CONTROL BETWEEN REGULATOR OUTPUTS

(A1) 20190043538: PHASE CONTROL BETWEEN REGULATOR OUTPUTS

(B2) 1: PHASE CONTROL BETWEEN REGULATOR OUTPUTS

Reel/Frame

Last Update:

Patent(s)

(X0) 15674178: SHARED ADDRESS COUNTERS FOR MULTIPLE MODES OF OPERATION IN A MEMORY DEVICE

(A1) 20190050284: SHARED ADDRESS COUNTERS FOR MULTIPLE MODES OF OPERATION IN A MEMORY DEVICE

(B2) 1: SHARED ADDRESS COUNTERS FOR MULTIPLE MODES OF OPERATION IN A MEMORY DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15669392: INPUT BUFFER CIRCUIT

(A1) 20190043550: INPUT BUFFER CIRCUIT

(B2) 1: INPUT BUFFER CIRCUIT

Reel/Frame

Last Update:

Patent(s)

(X0) 15693390: APPARATUSES AND METHODS FOR IN-MEMORY OPERATIONS USING TIMING CIRCUITRY

(A1) 20190065111: APPARATUSES AND METHODS FOR IN-MEMORY OPERATIONS USING TIMING CIRCUITRY

(B2) 1: APPARATUSES AND METHODS FOR IN-MEMORY OPERATIONS USING TIMING CIRCUITRY

Reel/Frame

Last Update:

Patent(s)

(X0) 15849098: ELECTRONIC DEVICE WITH A CHARGE RECYCLING MECHANISM

(A1) 20190190371: ELECTRONIC DEVICE WITH A CHARGE RECYCLING MECHANISM

(B2) 1: ELECTRONIC DEVICE WITH A CHARGE RECYCLING MECHANISM

Reel/Frame

Last Update:

Patent(s)

(X0) 15834892: APPARATUSES AND METHODS FOR CALIBRATING ADJUSTABLE IMPEDANCES OF A SEMICONDUCTOR DEVICE

(A1) 20180167055: APPARATUSES AND METHODS FOR CALIBRATING ADJUSTABLE IMPEDANCES OF A SEMICONDUCTOR DEVICE

(B2) 1: APPARATUSES AND METHODS FOR CALIBRATING ADJUSTABLE IMPEDANCES OF A SEMICONDUCTOR DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15864972: MEMORY DECISION FEEDBACK EQUALIZER BIAS LEVEL GENERATION

(B1) 1: MEMORY DECISION FEEDBACK EQUALIZER BIAS LEVEL GENERATION

Reel/Frame

Last Update:

Patent(s)

(X0) 15866982: CONTROLLING DISCHARGE OF A CONTROL GATE VOLTAGE

(A1) 20190206481: CONTROLLING DISCHARGE OF A CONTROL GATE VOLTAGE

(B2) 1: CONTROLLING DISCHARGE OF A CONTROL GATE VOLTAGE

Reel/Frame

Last Update:

Patent(s)

(X0) 15881200: APPARATUSES AND METHODS FOR PROVIDING DRIVING SIGNALS IN SEMICONDUCTOR DEVICES

(B1) 1: APPARATUSES AND METHODS FOR PROVIDING DRIVING SIGNALS IN SEMICONDUCTOR DEVICES

Reel/Frame

Last Update:

Patent(s)

(X0) 15900403: Apparatuses Having Memory Strings Compared to One Another Through a Sense Amplifier

(B1) 1: Apparatuses Having Memory Strings Compared to One Another Through a Sense Amplifier

Reel/Frame

Last Update:

Patent(s)

(X0) 15812274: CELL CONTACT

(A1) 20190148136: CELL CONTACT

(B2) 1: CELL CONTACT

Reel/Frame

Last Update:

Patent(s)

(X0) 15957589: Integrated Assemblies, and Methods of Forming Integrated Assemblies

(B1) 1: Integrated Assemblies, and Methods of Forming Integrated Assemblies

Reel/Frame

Last Update:

Patent(s)

(X0) 15994862: APPARATUSES AND METHODS FOR ADDING OFFSET DELAYS TO SIGNAL LINES OF MULTI-LEVEL COMMUNICATION ARCHITECTURES

(A1) 20180278447: APPARATUSES AND METHODS FOR ADDING OFFSET DELAYS TO SIGNAL LINES OF MULTI-LEVEL COMMUNICATION ARCHITECTURES

(B2) 1: APPARATUSES AND METHODS FOR ADDING OFFSET DELAYS TO SIGNAL LINES OF MULTI-LEVEL COMMUNICATION ARCHITECTURES

Reel/Frame

Last Update:

Patent(s)

(X0) 16002890: Methods of Forming Integrated Assemblies Having Dielectric Regions Along Conductive Structures

(B1) 1: Methods of Forming Integrated Assemblies Having Dielectric Regions Along Conductive Structures

Reel/Frame

Last Update:

Patent(s)

(X0) 15973046: WIRING WITH EXTERNAL TERMINAL

(A1) 20180254245: WIRING WITH EXTERNAL TERMINAL

(B2) 1: WIRING WITH EXTERNAL TERMINAL

Reel/Frame

Last Update:

Patent(s)

(X0) 16045468: APPARATUSES AND METHODS FOR PARALLEL I/O OPERATIONS IN A MEMORY

(A1) 20190108864: APPARATUSES AND METHODS FOR PARALLEL I/O OPERATIONS IN A MEMORY

(B2) 1: APPARATUSES AND METHODS FOR PARALLEL I/O OPERATIONS IN A MEMORY

Reel/Frame

Last Update:

Patent(s)

(B1) 1: REFLOW PROTECTION

(B2) 1: REFLOW PROTECTION

(X0) 15689989: REFLOW PROTECTION

(A1) 20190066775: REFLOW PROTECTION

(B2) 1: REFLOW PROTECTION

Reel/Frame

Last Update:

Patent(s)