SEARCH RESULTS for assignee:"mentor graphics"

Showing 1 to 20 of 38 results

Share this

Reel/Frame

Last Update:

Patent(s)

(X0) 13920004: SCAN CHAIN STITCHING FOR TEST-PER-CLOCK

(A1) 20140372821: SCAN CHAIN STITCHING FOR TEST-PER-CLOCK

)

(B2) 10379161: SCAN CHAIN STITCHING FOR TEST-PER-CLOCK

Reel/Frame

Last Update:

Patent(s)

(X0) 13330618: MODELLING AND SIMULATION METHOD

(A1) 20120166171: MODELLING AND SIMULATION METHOD

)

(B2) 9323873: MODELLING AND SIMULATION METHOD

Reel/Frame

Last Update:

Patent(s)

(X0) 15073980: MODELLING AND SIMULATION METHOD

(A1) 20160267207: MODELLING AND SIMULATION METHOD

Reel/Frame

Last Update:

Patent(s)

(X0) 15885049: ENCLOSURE FOR LIQUID COOLING OF AN ELECTRONIC DEVICE

(A1) 20190239390: ENCLOSURE FOR LIQUID COOLING OF AN ELECTRONIC DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15885049: ENCLOSURE FOR LIQUID COOLING OF AN ELECTRONIC DEVICE

(A1) 20190239390: ENCLOSURE FOR LIQUID COOLING OF AN ELECTRONIC DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15885070: HEAT SINK INTERFACE FOR A DEVICE

(A1) 20190237383: HEAT SINK INTERFACE FOR A DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15885070: HEAT SINK INTERFACE FOR A DEVICE

(A1) 20190237383: HEAT SINK INTERFACE FOR A DEVICE

Reel/Frame

Last Update:

Patent(s)

(X0) 15885177: PROTOTYPE WIRING SYNTHESIS

(A1) 20190232894: PROTOTYPE WIRING SYNTHESIS

Reel/Frame

Last Update:

Patent(s)

(X0) 15885159: ANALOG FAULT SIMULATION CONTROL WITH MULTIPLE CIRCUIT REPRESENTATIONS

(A1) 20190236232: ANALOG FAULT SIMULATION CONTROL WITH MULTIPLE CIRCUIT REPRESENTATIONS

)

(B2) 10353789: ANALOG FAULT SIMULATION CONTROL WITH MULTIPLE CIRCUIT REPRESENTATIONS

Reel/Frame

Last Update:

Patent(s)

(X0) 15885159: ANALOG FAULT SIMULATION CONTROL WITH MULTIPLE CIRCUIT REPRESENTATIONS

(A1) 20190236232: ANALOG FAULT SIMULATION CONTROL WITH MULTIPLE CIRCUIT REPRESENTATIONS

)

(B2) 10353789: ANALOG FAULT SIMULATION CONTROL WITH MULTIPLE CIRCUIT REPRESENTATIONS

Reel/Frame

Last Update:

Patent(s)

(X0) 15885159: ANALOG FAULT SIMULATION CONTROL WITH MULTIPLE CIRCUIT REPRESENTATIONS

(A1) 20190236232: ANALOG FAULT SIMULATION CONTROL WITH MULTIPLE CIRCUIT REPRESENTATIONS

)

(B2) 10353789: ANALOG FAULT SIMULATION CONTROL WITH MULTIPLE CIRCUIT REPRESENTATIONS

Reel/Frame

Last Update:

Patent(s)

(X0) 15885177: PROTOTYPE WIRING SYNTHESIS

(A1) 20190232894: PROTOTYPE WIRING SYNTHESIS

Reel/Frame

Last Update:

Patent(s)

(X0) 14678788: SIGNAL INTEGRITY DELAY UTILIZING A WINDOW BUMP-BASED AGGRESSOR ALIGNMENT SCHEME

(A1) 20160292344: SIGNAL INTEGRITY DELAY UTILIZING A WINDOW BUMP-BASED AGGRESSOR ALIGNMENT SCHEME

)

(B2) 10325055: SIGNAL INTEGRITY DELAY UTILIZING A WINDOW BUMP-BASED AGGRESSOR ALIGNMENT SCHEME

Reel/Frame

Last Update:

Patent(s)

(X0) 15873827: DYNAMIC DISTRIBUTED RESOURCE MANAGEMENT

(A1) 20190146847: DYNAMIC DISTRIBUTED RESOURCE MANAGEMENT

Reel/Frame

Last Update:

Patent(s)

(X0) 15885142: COVERGROUP NETWORK ANALYSIS

(A1) 20190121932: COVERGROUP NETWORK ANALYSIS

Reel/Frame

Last Update:

Patent(s)

(X0) 15725219: Simulation-Assisted Wafer Rework Determination

(A1) 20190102501: Simulation-Assisted Wafer Rework Determination

Reel/Frame

Last Update:

Patent(s)

(X0) 15792170: Single Simulation-Based Structure Function Mapping

(A1) 20190072606: Single Simulation-Based Structure Function Mapping

Reel/Frame

Last Update:

Patent(s)

(X0) 12918984: Identifying the Defective Layer of a Yield Excursion Through the Statistical Analysis of Scan Diagnosis Results

(A1) 20110184702: Identifying the Defective Layer of a Yield Excursion Through the Statistical Analysis of Scan Diagnosis Results

)

(B2) 10198548: Identifying the Defective Layer of a Yield Excursion Through the Statistical Analysis of Scan Diagnosis Results

Reel/Frame

Last Update:

Patent(s)

(X0) 15966375: Wafer Map Pattern Detection Based On Supervised Machine Learning

(A1) 20180330493: Wafer Map Pattern Detection Based On Supervised Machine Learning

Reel/Frame

Last Update:

Patent(s)

(X0) 15873833: Context-Aware Pattern Matching For Layout Processing

(A1) 20180307791: Context-Aware Pattern Matching For Layout Processing